Flip Flop D-Type Pos-Edge 2-Element 14-Pin SOIC Tube

Manufacturer:	Texas Instruments, Inc
Package/Case:	SOP14
Product Type:	Logic ICs
RoHS:	RoHS Compliant/Lead free RoHS
Lifecycle:	Active

Images are for reference only

Inquiry

General Description

The 'HC74 and 'HCT74 utilize silicon gate CMOS technology to achieve operating speeds equivalent to LSTTL parts. They exhibit the low power consumption of standard CMOS integrated circuits, together with the ability to drive 10 LSTTL loads.

This flip-flop has independent DATA, SET\, RESET\ and CLOCK inputs and Q and Q\ outputs. The logic level present at the data input is transferred to the output during the positive-going transition of the clock pulse. SET\ and RESET\ are independent of the clock and are accomplished by a low level at the appropriate input.

The HCT logic family is functionally as well as pin compatible with the standard LS logic family.

Key Features

Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times

Asynchronous Set and Reset

Complementary Outputs

Buffered Inputs

Typical fMAX = 50MHz at VCC = 5V, CL = 15pF, TA = 25°C

Fanout (Over Temperature Range)
Standard Outputs . . . . 10 LSTTL Loads

Bus Driver Outputs . . . . 15 LSTTL Loads

Wide Operating Temperature Range . . . –55°C to 125°C

Balanced Propagation Delay and Transition Times

Significant Power Reduction Compared to LSTTL Logic ICs

HC Types
2V to 6V Operation

High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V

HCT Types
4.5V to 5.5V Operation

Direct LSTTL Input Logic Compatibility, VIL = 0.8V (Max), VIH = 2V (Min)

CMOS Input Compatibility, Il 1μA at VOL, VOH

Data sheet acquired from Harris Semiconductor
Description
The 'HC74 and 'HCT74 utilize silicon gate CMOS technology to achieve operating speeds equivalent to LSTTL parts. They exhibit the low power consumption of standard CMOS integrated circuits, together with the ability to drive 10 LSTTL loads.

This flip-flop has independent DATA, SET\, RESET\ and CLOCK inputs and Q and Q\ outputs. The logic level present at the data input is transferred to the output during the positive-going transition of the clock pulse. SET\ and RESET\ are independent of the clock and are accomplished by a low level at the appropriate input.

The HCT logic family is functionally as well as pin compatible with the standard LS logic family.

Recommended For You

CD4070BE	**CD74HCT138E**	**CD4098BE**
Texas Instruments, Inc	Texas Instruments, Inc	Texas Instruments, Inc
DIP14	DIP16	DIP
CD74HC08E	**CD74HC4075E**	**CD74ACT74E**
Texas Instruments, Inc	Texas Instruments, Inc	Texas Instruments, Inc
DIP	DIP	DIP-14
CD74HC75E	**CD4504BE**	**CD4068BE**
Texas Instruments, Inc	Texas Instruments, Inc	Texas Instruments, Inc
DIP	DIP16	DIP
CD4081BE	**CD4001BE**	**CD4512BE**
Texas Instruments, Inc	Texas Instruments, Inc	Texas Instruments, Inc
DIP14	DIP14	DIP16
CD4069UBE	**CD74HCT151E**	**CD74HC04M**
Texas Instruments, Inc	Texas Instruments, Inc	Texas Instruments, Inc
DIP14	DIP	SOP14