



## Magnitude Comparator 4-Bit Non-Inverting 16-Pin PDIP Tube

<b>Manufacturer:</b>	<u>Texas Instruments, Inc</u>
<b>Package/Case:</b>	DIP
<b>Product Type:</b>	Logic ICs
<b>RoHS:</b>	RoHS Compliant/Lead free 
<b>Lifecycle:</b>	Active



Images are for reference only

[Inquiry](#)


### General Description

These four-bit magnitude comparators perform comparison of straight binary and straight BCD (8-4-2-1) codes. Three fully decoded decisions about two 4-bit words (A, B) are made and are externally available at three outputs. These devices are fully expandable to any number of bits without external gates. Words of greater length may be compared by connecting comparators in cascade. The  $A > B$ ,  $A < B$ , and  $A = B$  outputs of a stage handling less-significant bits are connected to the corresponding  $A > B$ ,  $A < B$ , and  $A = B$  inputs of the next stage handling more-significant bits. The stage handling the least-significant bits must have a high-level voltage applied to the  $A = B$  input. The cascading paths of the '85, 'LS85, and 'S85 are implemented with only a two-gate-level delay to reduce overall comparison times for long words. An alternate method of cascading which further reduces the comparison time is shown in the typical application data.

### Key Features

#### Description

These four-bit magnitude comparators perform comparison of straight binary and straight BCD (8-4-2-1) codes. Three fully decoded decisions about two 4-bit words (A, B) are made and are externally available at three outputs. These devices are fully expandable to any number of bits without external gates. Words of greater length may be compared by connecting comparators in cascade. The  $A > B$ ,  $A < B$ , and  $A = B$  outputs of a stage handling less-significant bits are connected to the corresponding  $A > B$ ,  $A < B$ , and  $A = B$  inputs of the next stage handling more-significant bits. The stage handling the least-significant bits must have a high-level voltage applied to the  $A = B$  input. The cascading paths of the '85, 'LS85, and 'S85 are implemented with only a two-gate-level delay to reduce overall comparison times for long words. An alternate method of cascading which further reduces the comparison time is shown in the typical application data.



## Recommended For You

---

### SN74S38N

Texas Instruments, Inc

DIP

### SN7438N

Texas Instruments, Inc

DIP14

### SN75462P

Texas Instruments, Inc

DIP8

### SN74F08D

Texas Instruments, Inc

SOP-14

### SN74LS257BN

Texas Instruments, Inc

DIP16

### SN75452BP

Texas Instruments, Inc

DIP8

### SN74LS245DW

Texas Instruments, Inc

SOP20

### SN74LS74AN

Texas Instruments, Inc

DIP

### SN74S74N

Texas Instruments, Inc

DIP

### SN7406N

Texas Instruments, Inc

DIP-14

### SN74CBTLV3257D

Texas Instruments, Inc

SOP-16P

### SN74HC138DR

Texas Instruments, Inc

SOP16

### SN74LS14N

Texas Instruments, Inc

DIP

### SN74HC139N

Texas Instruments, Inc

DIP

### SN74AVC16T245DGGR

Texas Instruments, Inc

TSSOP48