



Latch Transparent 3-ST 8-CH D-Type 20-Pin SOIC Tube

Manufacturer:	Texas Instruments, Inc
Package/Case:	SOP20
Product Type:	Logic ICs
RoHS:	RoHS Compliant/Lead free 
Lifecycle:	Active



Images are for reference only

[Inquiry](#)

General Description

These octal D-type transparent latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

While the latch-enable (LE) input is high, outputs (Q) respond to the data (D) inputs. When LE is low, the outputs are latched to retain the data that was set up.

A buffered output-enable (\bar{O}) input can be used to place the eight outputs in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.

\bar{O} does not affect internal operation of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54ALS573C and SN54AS573A are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS573C and SN74AS573A are characterized for operation from 0°C to 70°C.

Key Features

3-State Buffer-Type Outputs Drive Bus Lines Directly

Bus-Structured Pinout

True Logic Outputs

Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), Standard Plastic (N) and Ceramic (J)300-mil DIPs, and Ceramic Flat (W) Packages

Description


These octal D-type transparent latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

While the latch-enable (LE) input is high, outputs (Q) respond to the data (D) inputs. When LE is low, the outputs are latched to retain the data that was set up.

A buffered output-enable (\bar{O}) input can be used to place the eight outputs in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.

does not affect internal operation of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54ALS573C and SN54AS573A are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS573C and SN74AS573A are characterized for operation from 0°C to 70°C.



Recommended For You

SN74S38N

Texas Instruments, Inc

DIP

SN7438N

Texas Instruments, Inc

DIP14

SN75462P

Texas Instruments, Inc

DIP8

SN74F08D

Texas Instruments, Inc

SOP-14

SN74LS257BN

Texas Instruments, Inc

DIP16

SN75452BP

Texas Instruments, Inc

DIP8

SN74LS245DW

Texas Instruments, Inc

SOP20

SN74LS74AN

Texas Instruments, Inc

DIP

SN74S74N

Texas Instruments, Inc

DIP

SN7406N

Texas Instruments, Inc

DIP-14

SN74CBTLV3257D

Texas Instruments, Inc

SOP-16P

SN74HC138DR

Texas Instruments, Inc

SOP16

SN74LS14N

Texas Instruments, Inc

DIP

SN74HC139N

Texas Instruments, Inc

DIP

SN74AVC16T245DGGR

Texas Instruments, Inc

TSSOP48