This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

AD9861BCPRL-50

AFE Broadband Communication 2 ADC 10bit 3.3V 64-Pin LFCSP EP T/R

Manufacturer:

Analog Devices, Inc
Mfr.Part #:

AD9861BCPRL-50
Datasheet:

AD9861BCPRL-50 Datasheet (PDF)
Package/Case:

C0603
Product Type:

Data Conversion ICs
Lifecycle:

Obsolete

Email: [email protected]

Skype: live:.cid.ab6b29428937b76

Tel: +852 95804164

AD9861BCPRL-50 General Description

The AD9861 is a member of the MxFE family—a group ofintegrated converters for the communications market. The AD9861 integrates dual 10-bit analog-to-digital converters (ADC) and dual 10-bit digital-to-analog converters (TxDAC®).Two speed grades are available, -50 and -80. The -50 is optimized for ADC sampling of 50 MSPS and less, while the -80 is optimized for ADC sample rates between 50 MSPS and 80 MSPS.The dual TxDACs operate at speeds up to 200 MHz and include a bypassable 2× or 4× interpolation filter. Three auxiliary converters are also available to provide requiredsystem level control voltages or to monitor system signals. The AD9861 is optimized for high performance, low power, small form factor, and to provide a cost-effective solution for the broadband communication market.

The AD9861 uses a single input clock pin (CLKIN) to generate all system clocks. The ADC and TxDAC clocks are generated within a timing generation block that provides user programmable options such as divide circuits, PLL multipliers, and switches.

Key Features

Receive path includes dual 10-bit analog-to-digital converters with internal or external reference, 50 MSPS and 80 MSPS versions
Transmit path includes dual 10-bit, 200 MSPS digital-toanalog converters with 1×, 2×, or 4× interpolation and programmable gain control
Internal clock distribution block includes a programmable
phase-locked loop and timing generation circuitry, allowing single-reference clock operation
20-pin flexible I/O data interface allows various interleaved or noninterleaved data transfers in half-duplex mode and interleaved data transfers in full-duplex mode
Configurable through register programmability or optionally limited programmability through mode pins
Independent Rx and Tx power-down control pins 64-lead LFCSP package (9 mm × 9 mm footprint)
3 configurable auxiliary converter pins