This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

ADSP-SC571BSWZ-5

Dual-core SHARC+ (w/768KB L1), arm^® Cortex-A5, 1MB Shared L2, 10/100 Ethernet, 176-LQFP

Manufacturer:

Analog Devices, Inc
Mfr.Part #:

ADSP-SC571BSWZ-5
Datasheet:

ADSP-SC571BSWZ-5 Datasheet (PDF)
Series:

SHARC®
Type:

Fixed/Floating Point
Interface:

CAN, EBI/EMI, Ethernet, DAI, I²C, MMC/SD/SDIO, SPI, SPORT, UART/USART, USB OTG
Clock Rate:

500MHz, 500MHz
EDA/CAD Models:

Request Free CAD Models for ADSP-SC571BSWZ-5

Email: [email protected]

Skype: live:.cid.ab6b29428937b76

Tel: +852 95804164

ADSP-SC571BSWZ-5 General Description

The ADSP-SC57x/ADSP-2157x processors are members of the SHARC^® family of products. The ADSP-SC57x processor is based on the SHARC+^® dual-core and the arm^® Cortex^®-A5 core. The ADSP-SC57x/ADSP-2157x SHARC processors are members of the single-instruction, multiple data (SIMD) SHARC family of digital signal processors (DSPs) that feature Analog Devices Super Harvard Architecture. These 32-bit/40-bit/64-bit floating-point processors are optimized for high performance audio/floating-point applications with large on-chip static random-access memory (SRAM), multiple internal buses that eliminate input/output (I/O) bottlenecks, and innovative digital audio interfaces (DAI). New additions to the SHARC+ core include cache enhancements and branch prediction, while maintaining instruction set compatibility to previous SHARC products.

Key Features

Dual-enhanced SHARC+ high performance floating-point cores
- Up to 500 MHz per SHARC+ core
- Up to 3 Mb (384 kB) L1 SRAM memory per core with parity (optional ability to configure as cache)
- 32-bit, 40-bit, and 64-bit floating-point support
- 32-bit fixed point
- Byte, short word, word, long word addressed
arm^® Cortex-A5 core
- 500 MHz/800 DMIPS with NEON/VFPv4-D16/Jazelle
- 32 kB L1 instruction cache with parity/32 kB L1 data cache with parity
- 256 kB L2 cache with parity
Powerful DMA system
On-chip memory protection
Integrated safety features
17 mm × 17 mm 400-ball CSP_BGA and 176-lead LQFP_EP, RoHS compliant
Low system power across automotive temperature range

Specifications

Category	Integrated Circuits (ICs)EmbeddedDSP (Digital Signal Processors)	Series	SHARC®
Type	Fixed/Floating Point	Interface	CAN, EBI/EMI, Ethernet, DAI, I²C, MMC/SD/SDIO, SPI, SPORT, UART/USART, USB OTG
Clock Rate	500MHz, 500MHz	Non-Volatile Memory	External
On-Chip RAM	1.768MB	Voltage - I/O	3.30V
Voltage - Core	1.15V	Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount	Base Product Number	ADSP-SC571