This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

SN65LVDS048AD +BOM

Quad LVDS receiver with flow-through pinout

Manufacturer:

Texas Instruments, Inc
Mfr.Part #:

SN65LVDS048AD
Datasheet:

SN65LVDS048AD Datasheet (PDF)
Function:

Receiver
Protocols:

LVDS
Number of transmitters:

0
Number of receivers:

4
EDA/CAD Models:

Request Free CAD Models for SN65LVDS048AD

Email: [email protected]

Skype: live:.cid.ab6b29428937b76

Tel: +852 95804164

SN65LVDS048AD General Description

The SN65LVDS048A is a quad differential line receiver that implements the electrical characteristics of low-voltage differential signaling (LVDS). This signaling technique lowers the output voltage levels of 5-V differential standard levels (such as EIA/TIA-422B) to reduce the power, increase the switching speeds, and allow operation with a 3.3-V supply rail. Any of the quad differential receivers will provide a valid logical output state with a ±100-mV differential input voltage within the input common-mode voltage range. The input common-mode voltage range allows 1 V of ground potential difference between two LVDS nodes.

The intended application of this device and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately 100 . The transmission media may be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other system characteristics.

The SN65LVDS048A is characterized for operation from 40°C to 85°C.

Key Features

>400 Mbps (200 MHz) Signaling Rates
Flow-Through Pinout Simplifies PCB Layout
50 ps Channel-to-Channel Skew (Typ)
200 ps Differential Skew (Typ)
Propagation Delay Times 2.7 ns (Typ)
3.3-V Power Supply Design
High Impedance LVDS Inputs on Power Down
Low-Power Dissipation (40 mW at 3.3 V Static)
Accepts Small Swing (350 mV) Differential Signal Levels
Supports Open, Short, and Terminated Input Fail-Safe
Industrial Operating Temperature Range (–40°C to 85°C)
Conforms to TIA/EIA-644 LVDS Standard
Available in SOIC and TSSOP Packages
Pin-Compatible With DS90LV048A From National

Specifications

Function	Receiver	Protocols	LVDS
Number of transmitters	0	Number of receivers	4
Supply voltage (V)	3.3	Signaling rate (MBits)	400
Input signal	LVDS	Output signal	LVTTL, TTL
Rating	Catalog	Operating temperature range (°C)	-40 to 85
feature-function	Receiver	feature-number-of-drivers	0
feature-number-of-receivers	4	feature-number-of-elements-per-chip	4
feature-transmission-data-rate-mbps	400	feature-maximum-propagation-delay-time-ns	3.7
feature-input-signal-type	LVDS	feature-differential-input-low-threshold-voltage-v	-0.1(Min)
feature-differential-input-high-threshold-voltage-v	0.1(Max)	feature-maximum-differential-output-voltage-v
feature-maximum-input-current-ua	20	feature-supplier-temperature-grade
feature-packaging	Tube	feature-rad-hard
feature-pin-count	16	feature-cecc-qualified	No
feature-esd-protection	Yes	feature-escc-qualified
feature-military	No	feature-aec-qualified	No
feature-aec-qualified-number		feature-auto-motive	No
feature-p-pap	No	feature-eccn-code	EAR99
feature-svhc	No	feature-svhc-exceeds-threshold	No