Payment Method
![hsbc](/img/service-policies-hsbc.png)
![paypal](/img/service-policies-paypal.png)
![wu](/img/service-policies-wu.png)
![mg](/img/service-policies-mg.png)
Counter IC Binary Counter, Decade 1 Element 4 Bit Positive Edge 16-CDIP
16-CDIPManufacturer:
Texas Instruments
Mfr.Part #:
8101602EA
Datasheet:
Series:
*
Base Product Number:
8101602
EDA/CAD Models:
All bill of materials (BOM) can be sent via email to
[email protected],
or fill below form to Quote for 8101602EA, guaranteed quotes back within
12hr.
Please fill in the short form below and we will provide you the quotation immediately.
CD4029B consists of a four-stage binary or BCD-decade up/down counter with provisions for look-ahead carry in both counting modes. The inputs consist of a single CLOCK, CARRY-IN\ (CLOCK ENABLE\), BINARY/DECADE, UP/DOWN, PRESET ENABLE, and four individual JAN signals, Q1, Q2, Q3, Q4 and a CARRY OUT\ signal are provided as outputs.
A high PRESET ENABLE signal allows information on the JAM INPUTS to preset the counter to any state asynchronously with the clock. A low on each JAM line, when the PRESET-ENABLE signal is high, resets the counter to its zero count. The counter is advanced one count at the positive transition of the clock when the CARRY-IN\ and PRESET ENALBE signals are low. Advancement is inhibited when the CARRY-IN\ or PRESET ENABLE signals are high. The CARRY-OUT\ signal is normally high and goes low when the counter reaches its maximum count in the UP mode or the minimum count in the DOWN mode provided the CARRY-IN\ signal is low. The CARRY-IN\ signal in the low state can thus be considered a CLOCK ENABLE\. The CARRY-IN\ terminal must be connected to VSS when not in use.
Binary counting is accomplished when the BINARY/DECADE input is high; the counter counts in the decade mode when the BINARY/DECADE input is low. The counter counts up when the UP/DOWN input is high, and down when the UP/DOWN input is low. Multiple packages can be connected in either a parallel-clocking or a ripple-clocking arrangement as shown in Fig. 17.
Parallel clocking provides synchronous control and hence faster response from all counting outputs. Ripple-clocking allows for longer clock input rise and fall times.
The CD4029B-series types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).
Series | * | Base Product Number | 8101602 |
After-Sales & Settlement Related
Payment Method
For alternative payment channels, please reach out to us at:
[email protected]Shipping Method
AVAQ determines and packages all devices based on electrostatic discharge (ESD) and moisture sensitivity level (MSL) protection requirements.
365-Day Product
Quality Guarantee
We promise to provide 365 days quality assurance service for all our products.
Qty. | Unit Price | Ext. Price |
---|---|---|
1+ | $22.664 | $22.66 |
200+ | $8.771 | $1,754.20 |
500+ | $8.463 | $4,231.50 |
1000+ | $8.311 | $8,311.00 |
The prices below are for reference only.
C100
Issi
Video ICs 4MP H.265 Video Processor - 64MB DDR2, BGA85, 5mm x 6mm
NE555
Texas Instruments
100kHz operation frequency with low power consumption for long-lasting performance
CD4017
Onsemi
Compact digital counter for precision measurement application
74LS04
Onsemi
High-quality die for professional use only, unsurfaced and untested
TDA2050
Stmicroelectronics
Effortlessly drives your speakers with crystal-clear sound and robust power