This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

EP4SGX230DF29I3N +BOM

With 9120 Configurable Logic Blocks, the EP4SGX230DF29I3N is a powerful Field Programmable Gate Array that can operate at a frequency of 717MHz

Manufacturer:

ALTERA CORP
Mfr.Part #:

EP4SGX230DF29I3N
Datasheet:

EP4SGX230DF29I3N Datasheet (PDF)
Pbfree Code:

Yes
Part Life Cycle Code:

Transferred
Pin Count:

780
Reach Compliance Code:

not_compliant
EDA/CAD Models:

Request Free CAD Models for EP4SGX230DF29I3N

EP4SGX230DF29I3N General Description

The EP4SGX230DF29I3N FPGA stands out as a versatile solution for a wide range of applications, thanks to its impressive capabilities and advanced features. From speedy signal processing to efficient digital signal processing, this FPGA excels in handling diverse tasks with ease. Its 40nm process technology ensures optimal balance between performance and power efficiency, while the dedicated DSP blocks and built-in transceivers enhance its processing power and connectivity. With support for high-speed interfaces and easy integration of external memory devices, the EP4SGX230DF29I3N empowers designers to create innovative solutions that push the boundaries of performance and functionality

Specifications

Pbfree Code	Yes	Part Life Cycle Code	Transferred
Pin Count	780	Reach Compliance Code	not_compliant
HTS Code	8542.39.00.01	Clock Frequency-Max	717 MHz
JESD-30 Code	S-PBGA-B780	JESD-609 Code	e1
Length	29 mm	Moisture Sensitivity Level	4
Number of CLBs	9120	Number of Inputs	372
Number of Logic Cells	228000	Number of Outputs	372
Number of Terminals	780	Organization	9120 CLBS
Peak Reflow Temperature (Cel)	245	Power Supplies	0.9,1.2/3,1.5,2.5 V
Programmable Logic Type	FIELD PROGRAMMABLE GATE ARRAY	Qualification Status	Not Qualified
Seated Height-Max	3.5 mm	Supply Voltage-Max	0.93 V
Supply Voltage-Min	0.87 V	Supply Voltage-Nom	0.9 V
Surface Mount	YES	Technology	CMOS
Terminal Finish	TIN SILVER COPPER	Terminal Form	BALL
Terminal Pitch	1 mm	Terminal Position	BOTTOM
Time@Peak Reflow Temperature-Max (s)	30	Width	29 mm