This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

LCMXO2-2000HC-4FTG256I +BOM

LCMXO2-2000HC-4FTG256I: 2112 Logic Elements, 207 I/O, 2.5 / 3.3 V Operating Voltage

Manufacturer:

Lattice
Mfr.Part #:

LCMXO2-2000HC-4FTG256I
Datasheet:

LCMXO2-2000HC-4FTG256I Datasheet (PDF)
Series:

LCMXO2
Number Of Logic Elements:

2112 LE
Adaptive Logic Modules - ALMs:

1056 ALM
Embedded Memory:

74 kbit
EDA/CAD Models:

Request Free CAD Models for LCMXO2-2000HC-4FTG256I

LCMXO2-2000HC-4FTG256I General Description

The LCMXO2-2000HC-4FTG256I, manufactured by Lattice Semiconductor, is a field-programmable gate array (FPGA) with a 2000 LUT capacity and 4000 logic elements. It comes in a 256-pin fine pitch BGA package, making it suitable for compact designs where space is limited. With 112 kbits of embedded memory, 49 I/O pins, and dedicated hardware multipliers and PLLs, this FPGA offers enhanced performance for a wide range of applications. Operating at a maximum speed of 300 MHz and supporting various I/O standards such as LVCMOS, LVTTL, and LVDS, it is well-suited for industrial automation, telecommunications, and consumer electronics. Its low power consumption and high integration capabilities make it a versatile choice for prototyping and product development

Key Features

Flexible Logic Architecture
Six devices with 256 to 6864 LUT4s and 19 to 335 I/Os
Ultra Low Power Devices
Advanced 65 nm low power process
As low as 19 µW standby power
Programmable low swing differential I/Os
Stand-by mode and other power saving options
Embedded and Distributed Memory
Up to 240 Kbits sysMEM™ Embedded Block RAM
Up to 54 Kbits Distributed RAM
Dedicated FIFO control logic On-Chip User Flash Memory
Up to 256 Kbits of User Flash Memory
100,000 write cycles
Accessible through WISHBONE, SPI, I2C and JTAG interfaces
Can be used as soft processor PROM or as Flash memory
Pre-Engineered Source Synchronous I/O
DDR registers in I/O cells
Dedicated gearing logic
7:1 Gearing for Display I/Os
Generic DDR, DDRX2, DDRX4
Dedicated DDR/DDR2/LPDDR memory with DQS support
High Performance, Flexible I/O Buffer
Programmable sysIO™ buffer supports wide range of interfaces:
– LVCMOS 3.3/2.5/1.8/1.5/1.2
– LVTTL
–PCI
– LVDS, Bus-LVDS, MLVDS, RSDS, LVPECL
– SSTL 25/18
– HSTL 18
– Schmitt trigger inputs, up to 0.5V hysteresis
I/Os support hot socketing
On-chip differential termination
Programmable pull-up or pull-down mode

Specifications

Product Category	FPGA - Field Programmable Gate Array	Series	LCMXO2
Number of Logic Elements	2112 LE	Adaptive Logic Modules - ALMs	1056 ALM
Embedded Memory	74 kbit	Number of I/Os	206 I/O
Supply Voltage - Min	2.375 V	Supply Voltage - Max	3.6 V
Minimum Operating Temperature	- 40 C	Maximum Operating Temperature	+ 100 C
Number of Transceivers	-	Mounting Style	SMD/SMT
Packaging	[ "Tray" ]	Distributed RAM	16 kbit
Embedded Block RAM - EBR	74 kbit	Maximum Operating Frequency	269 MHz
Moisture Sensitive	Yes	Number of Logic Array Blocks - LABs	264 LAB
Operating Supply Current	82 uA	Operating Supply Voltage	2.5 V/3.3 V
Product Type	FPGA - Field Programmable Gate Array	Factory Pack Quantity	90
Subcategory	Programmable Logic ICs	Total Memory	170 kbit
Tradename	MachXO2	Unit Weight	0.098203 oz