This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

LCMXO3LF-4300E-5MG121I +BOM

4320 LUTs Field Programmable Gate Array Lattice MachXO3LF FPGA

Manufacturer:

Lattice Semiconductor Corporation
Mfr.Part #:

LCMXO3LF-4300E-5MG121I
Datasheet:

LCMXO3LF-4300E-5MG121I Datasheet (PDF)
Series:

MachXO3
Programmabe:

Not Verified
Number Of LABs/CLBs:

540
Number Of Logic Elements/Cells:

4320
EDA/CAD Models:

Request Free CAD Models for LCMXO3LF-4300E-5MG121I

LCMXO3LF-4300E-5MG121I General Description

Boasting 288 kbits of memory and the option for configuration via SPI flash or JTAG, the LCMXO3LF-4300E-5MG121I offers users convenient programming choices. Its instant-on feature allows for quick system boot-up times, ideal for applications that require swift deployment. Whether powering battery-operated devices or systems that need to maintain high uptime, this FPGA is up for the challenge. With Lattice Diamond design software at your fingertips, customizing the LCMXO3LF-4300E-5MG121I to meet specific requirements is a breeze

Key Features

Non-volatile, Infinitely Reconfigurable
Instant-on – powers up in microseconds
Single chip, no external configuration memory
required
Excellent design security, no bit stream to
intercept
Reconfigure SRAM based logic in milliseconds
SRAM and non-volatile memory programmable
through JTAG port
Supports background programming of
non-volatile memory
Sleep Mode
Allows up to 100x static current reduction
TransFR™ Reconfiguration (TFR)
In-field logic update while system operates
High I/O to Logic Density
256 to 2280 LUT4s
73 to 271 I/Os with extensive package options
Density migration supported
Lead free/RoHS compliant packaging
Embedded and Distributed Memory
Up to 27.6 Kbits sysMEM™ Embedded Block
Up to 7.5 Kbits distributed RAM
Dedicated FIFO control logic
Flexible I/O Buffer
Programmable sysIO™ buffer supports wide
range of interfaces:
− LVCMOS 3.3/2.5/1.8/1.5/1.2
− LVTTL
− LVDS, Bus-LVDS, LVPECL, RSDS
sysCLOCK™ PLLs
Up to two analog PLLs per device
Clock multiply, divide, and phase shifting
System Level Support
IEEE Standard 1149.1 Boundary Scan
Onboard oscillator
Devices operate with 3.3V, 2.5V, 1.8V or 1.2V
power supply
IEEE 1532 compliant in-system programming

Specifications

Series	MachXO3	Programmabe	Not Verified
Number of LABs/CLBs	540	Number of Logic Elements/Cells	4320
Total RAM Bits	94208	Number of I/O	100
Voltage - Supply	1.14V ~ 1.26V	Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)	Base Product Number	LCMXO3