Payment Method
![hsbc](/img/service-policies-hsbc.png)
![paypal](/img/service-policies-paypal.png)
![wu](/img/service-policies-wu.png)
![mg](/img/service-policies-mg.png)
Product XC4VFX40-10FFG672I is a Field-Programmable Gate Array from the Virtex-4 FX Family
FBGA-672Manufacturer:
Mfr.Part #:
XC4VFX40-10FFG672I
Datasheet:
Pbfree Code:
Yes
Part Life Cycle Code:
Transferred
Pin Count:
672
Reach Compliance Code:
not_compliant
EDA/CAD Models:
Send all BOMs to
[email protected],
or fill out the form below for a quote on XC4VFX40-10FFG672I. Guaranteed response within
12hr.
Please fill in the short form below and we will provide you the quotation immediately.
With its unparalleled capabilities and features, the XC4VFX40-10FFG672I stands out as a flagship member of the Virtex-4 FX family. Its combination of high logic cell count, extensive RAM, high-speed transceivers, and advanced power management and security provisions makes it a formidable choice for demanding FPGA applications in sectors such as aerospace, telecommunications, and industrial automation. Whether for high-speed data processing, secure communication systems, or power-efficient embedded designs, this FPGA offers the performance and features needed to drive innovation and success in today's competitive markets
Pbfree Code | Yes | Part Life Cycle Code | Transferred |
Pin Count | 672 | Reach Compliance Code | not_compliant |
ECCN Code | 3A991.D | HTS Code | 8542.39.00.01 |
Factory Lead Time | 12 Weeks | Clock Frequency-Max | 1028 MHz |
JESD-30 Code | S-PBGA-B672 | JESD-609 Code | e1 |
Length | 27 mm | Moisture Sensitivity Level | 4 |
Number of CLBs | 4656 | Number of Inputs | 352 |
Number of Logic Cells | 41904 | Number of Outputs | 352 |
Number of Terminals | 672 | Organization | 4656 CLBS |
Peak Reflow Temperature (Cel) | 250 | Programmable Logic Type | FIELD PROGRAMMABLE GATE ARRAY |
Qualification Status | Not Qualified | Seated Height-Max | 3 mm |
Supply Voltage-Max | 1.26 V | Supply Voltage-Min | 1.14 V |
Supply Voltage-Nom | 1.2 V | Surface Mount | YES |
Technology | CMOS | Terminal Finish | Tin/Silver/Copper (Sn95.5Ag4.0Cu0.5) |
Terminal Form | BALL | Terminal Pitch | 1 mm |
Terminal Position | BOTTOM | Time@Peak Reflow Temperature-Max (s) | 30 |
Width | 27 mm |
After-Sales & Settlement Related
Payment Method
For alternative payment channels, please reach out to us at:
[email protected]Shipping Method
AVAQ determines and packages all devices based on electrostatic discharge (ESD) and moisture sensitivity level (MSL) protection requirements.
365-Day Product
Quality Guarantee
We promise to provide 365 days quality assurance service for all our products.
Qty. | Unit Price | Ext. Price |
---|---|---|
1+ | - | - |
The prices below are for reference only.