This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

CD40193BE

CMOS Presettable Binary Up/Down Counter (Dual Clock with Reset)

Manufacturer: Texas Instruments, Inc
Mfr.Part #: CD40193BE
Datasheet: CD40193BE Datasheet (PDF)
Package/Case: DIP
Product Type: Logic ICs
RoHS:
Lifecycle: Active
EDA/CAD Models: Request Free CAD Models for CD40193BE

Email: [email protected]

Skype: live:.cid.ab6b29428937b76

Tel: +852 95804164

CD40193BE General Description

CD40192b Presettable BCD Up/Down Counter and the CD40193B Presettable Binary Up/Down Counter each consist of 4 synchronously clocked, gated "D" type flip-flops connected as a counter. The inputs consist of 4 individual jam lines, a PRESET\ ENABLE\ control, individual CLOCK UP and CLOCK DOWN signals and a master RESET. Four buffered Q signal outputs as well as CARRY\ and BORROW\ outputs for multiple-stage counting schemes are provided.

The counter is cleared so that all outputs are in a low state by a high on the RESET line. A RESET is accomplished asynchronously with the clock. Each output is individually programmable asynchronously with the clock to the level on the corresponding jam input when the PRESET\ ENABLE\ control is low.

The counter counts up one count on the positive clock edge of the CLOCK UP signal provided the CLOCK DOWN line is high. The counter counts down on count on the positive clock edge of the CLOCK DOWN signal provided the CLOCK UP line is high.

The CARRY\ and BORROW\ signals are high with the counter is counting up or down. The CARRY\ signal goes low one-half clock cycle after the counter reaches its maximum count in the count-up mode. The BORROW\ signal goes low one-half clock cycle after the counter reaches its minimum count in the count-down mode. Cascading of multiple packages is easily accomplished with out the need for additional external circuitry by tying the BORROW\ and CARRY\ outputs to the CLOCK DOWN and CLOCK UP inputs, respectively, of the succeeding counter package.

The CD40192B and CD40193B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

Key Features

Individual clock lines for counting up or counting down
Synchronous high-speed carry and borrow propagation delays for cascading
Asynchronous reset and preset capability
Medium-speed operation–f_CL = 8MHz (typ.) @ 10 V
5-V, 10-V, and 15-V parametric ratings
Standardized, symmetrical output characteristics
100% tested for quiescent current at 20 V
Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
Noise margin (full package-temperature range) =
1 V at V_DD = 5 V
2 V at V_DD = 10 V
2.5 V at V_DD = 15 V
Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of ’B’ Series CMOS Devices"
Applications:
- Up/down difference counting
- Multistage ripple counting
- Synchronous frequency dividers
- A/D and D/A conversion
- Programmable binary or BCD counting

Specifications

Category	Integrated Circuits (ICs)LogicCounters, Dividers	Mfr	Texas Instruments
Series	4000B	Package	Tube
Product Status	Active	Logic Type	Binary Counter
Direction	Up, Down	Number of Elements	1
Number of Bits per Element	4	Reset	Asynchronous
Timing	Synchronous	Count Rate	5.5 MHz
Trigger Type	Positive Edge	Voltage - Supply	3 V ~ 18 V
Operating Temperature	-55°C ~ 125°C	Mounting Type	Through Hole
Package / Case	16-DIP (0.300", 7.62mm)	Supplier Device Package	16-PDIP
Base Product Number	CD40193